ABSTRACT: In this paper, an improved version of VHDL compiler for an academic high-level synthesis tool xTractor is presented. A synthesizable subset of behavioral VHDL, accepted by the compiler, is described in brief. Improvements that allow descriptions at higher abstraction level are outlined. The compiler translates the behavioral VHDL subset into control oriented flow-chart like internal description IRSYD. The mapping of higher abstraction level VHDL constructs into IRSYD is described in more details. A short description of the synthesis tool is presented.
Introduction
The development of modem microelectronic industry allows to implement complex digital systems on a single chip. To design such a system is not a trivial task anymore because the increasing complexity rises a whole set of different problems. In general, they are related to the need to bring the new product onto the market as fast as possible. The limited productivity of designers is one of the bottlenecks. One way to increase the productivity is to rise the abstraction level designers are working with. This assumes that also the tools used to automate the design process can handle higher abstraction levels as well.
Various hardware description languages (HDL) have gained much popularity among hardware designers during the last decade because of the advantages they offer over traditional schematic techniques. The main advantage is the possibility to use the same description both to model the behavior and as a starting point for schematic synthesis. Another important feature of most of the HDL-s is the possibility to describe an algorithm at higher abstraction levels thus hiding target technology dependent hardware implementation details. At the same time, the introduction of high-level synthesis (HLS), a.k.a. behavioral synthesis, promised to automate the transformation of a design from system/behavioral level to register-transfer level as efficiently as the introduction of logic synthesis automated transformation from logic to physical level. Most [1] ).
The main problem when using VHDL is that only a limited set of constructions can be mapped onto hardware without different possible interpretations. This limited set is called synthesizable subset and it is defined differently for different abstraction levels. In this paper, we describe the principles of mapping a VHDL subset onto flow-chart like internal representation used by an academic HLS tool xTractor [2] . Improvements added to the first version of the front-end compiler [3] are described in more details.
The used internal representation, a subset of IRSYD [4] , is in essence a directed graph in which the arcs explicitly represent the flow of control. Four types of blocks are used currently: entry and exit blocks to mark beginning and end of the control flow, operation blocks to encapsulate computational activity, and condition blocks to describe branching on a variable. Edges of the graph can have special associations that represent either wait statements of the source code or states of the Mealy FSM corresponding to the IRSYD. An example code with the corresponding piece of flow-chart is shown in Fig. 1 .
The paper is organized as follows. Supported VHDL constructs are described in section 2. The principles of mapping VHDL constructs onto IRSYD ones is explained in section 3. A brief overview of the xTractor tool is given in section 4.
2 Supported VHDL constructs VHDL is a very complex language and it was originally designed for simulation and not for synthesis. Therefore a synthesizable subset of the language had to be defined. The abstraction level used in HLS simplified the taskonly constructs used for behavioral descriptions are needed (see, e.g., [5] ). Initially, we excluded constructs that could not be mapped directly onto bit-vectors or operations with them because additional decisions were needed. For instance, encoding is needed for enumerated data types and bit-layout is needed for floating point numbers. For the improved version of the compiler, various additions were made. These additions rely either on simple assumptions (described together with supported constructs) or on additional information provided by the designer via parameters for the compiler. The front-end (compiler) is oriented to VHDL'93 standard because VHDL'86 lacks few constructs often used by hardware designers, e.g., built-in shift operations. The supported constructs are listed as follows.
Design units: Initially, only entity and architecture were supported. A design can still have one entity and one architecture (no configurations are supported for simplicity) but to support reuse and higher abstraction levels, user defined packages have been added. Also, dividing the design between multiple input files is supported now. It should be noted that although library constructs are recognized, they are essentially ignored. The same applies for standard IEEE packages (supported data types and conversion functions are built-in). This was needed to avoid conflicts between the code recognized by the compiler and VHDL standard.
For entity, generic and port declarations are supported. Initially, only port declarations were allowed but to support parameterizable designs, generics were added. Four directions are allowed for ports -in, out, inout, and buffer. The last one is mapped onto 'out' direction because IRSYD does not have the restriction that output ports can not be read. Process supports now only wait statements for timing control. The earlier support for the sensitivity list was removed to avoid misinterpretations -a process with the sensitivity list is typically used to describe combinational circuits and therefore should be handled by registertransfer and/or logic level synthesis tools. According to VHDL semantics, there should be at least one wait statement in every control flow path of the process to avoid infinite loops.
Behavioral statements in VHDL process are translated into operation and control blocks of IRSYD. Fig. 1 illustrates how loop and case constructs, and assignments are mapped onto a sequence of IRSYD blocks. The other statements are also mapped onto sequences of control flow blocks. The underlying principle is defined by the fact that the control flow in IRSYD is essentially defined by two block types -condition and operation blocks. All other blocks have supporting roles. * Assignments are mapped onto operation blocks -each operation in a block corresponds to an operation in the expression of the assignment. [6] . The details of VHDL compiler were presented in [3] . The compiler uses construction toolset PCCTS [7] from Purdue University to build lexers and parsers. The second tool -RTL HDL Generator -generates register-transfer level VHDL code for back-end logic-level synthesis tools. Some simpler Data-Path Transformations can be applied before (or after) every main step. Memory Extractor lists arrays and/or maps them onto memories.
It should be noted that although most of the synthesis steps can be skipped, the Scheduling phase is an exception because it is the only step that assigns states to the behavioral control flow. So-called as-fast-as-possible (AFAP) scheduling strategy is used. Allocator/Binder allocates and binds operations and variables into functional units and registers. Multiplexers are allocated and bound together with related functional units and registers.
A separate component is an interactive shell that organizes the overall synthesis flow, that is, in which order and with which parameters the component programs are called. The shell organizes also the graphical user interface (GUI) and menu systems. Fig. 3 shows the main window with report of the scheduling step. xTractor has been used to synthesize modules from industrial examples. Results of these experiments have been reported in [2] [3] [4] . The latest improvements of the tool have been focussing onto making it useable for educational purposes.
Conclusion
We have presented the key issues of mapping descriptions in behavioral VHDL onto IRSYD constructs, an internal representation suitable for control and memory intensive digital systems synthesis. Extensions to the initial simple synthesizable subset have been described. The extensions were added to rise the abstraction level of high-level synthesis thus freeing the designers from the need to focus onto implementation details. The compiler has been tested in the design flow of an academic high-level synthesis tool xTractor.
